# Analysis of Low Phase Noise and Low Power CMOS VCO – A Review

Shweta Chadha<sup>#1</sup>, Risha Sharma<sup>#2</sup>

<sup>#</sup>Electronics and Communication Engineering, DAV Institute of Engineering and Technology, Jalandhar, India

*Abstract-* Four different topologies of VCO near 100 GHz for low power consumption and low phase noise are studied in this paper. After comparing these different topologies of VCO, it is seen that complementary LC VCO provides minimum power consumption of 7.59 mW at 32 nm CMOS technology and VCO with optimum pumping method provides minimum phase noise of -85 dBc/Hz @10MHz.

## Keywords-Phase noise, power consumption, VCO, CMOS.

# I. INTRODUCTION

These days the transfer of large amount of data is required at high speed. These parameters of telecommunication can only be achieved using very fast clock of the processor. These circuits must be designed using MOSFET technology so as to be operated at high frequencies and high power [21][3]. Also, these high-speed communication systems are advancing by using CMOS processes. For the generation of clock in communication systems, a phase locked loop with a voltage controlled oscillator is used [16].

## II. NEED FOR 100 GHZ OPERATING FREQUENCY

As the data traffic in communication is increasing day by day, the requirement for high data transfer in communication systems has been emerged. Due to this, the requirement of increased bandwidth is needed for communication systems. By using high carrier frequency, wider bandwidth can be produced and thus systems which operate at frequencies beyond 100 GHz are becoming popular these days [19].

## III. VCO BASIC

A voltage controlled oscillator (VCO) is the most important part in analog and digital communication systems. The need for the high operating frequency can be achieved by using VCOs. VCOs using CMOS technology are being used to allow oscillators to achieve gigahertz range frequencies [18][1].The traditionally used two types of VCOs are Complementary metal oxide semiconductor (CMOS) ring oscillator and Inductor-capacitor (LC) tank based oscillator [17][4][5].

## A. LC VCO Basic

A general LC-VCO shown in Fig.1 consists of a parallel resonance tank with inductance L and capacitance C. RL and RC are the parasitic resistances of L and C, respectively. To compensate the losses due to RL and RC, active components such as CMOS transistors are used to

realize a negative resistance -R. The loss in the tank is given by:




Fig. 1 LC VCO

Where *R* represents the combined losses of the inductance and the capacitance, and Vpeak is the peak voltage amplitude across the capacitance. It can be observed from (1) that the power loss decreases linearly with the series resistance in the resonance tank, and it also decreases quadratically with an increase of the tank inductance [6]. For the resonance tank to resonate without any loss, the parasitic resistance coming from both the inductor and capacitor must be compensated. To compensate the parasitic resistance, a negative resistance -R is formed in the tank circuit so that both of the parasitic resistance does not exist. A negative resistance is formed by connecting cross-coupling transistors to the resonant tank. Figure 2 shows such a circuit.




Fig. 2 Cross coupled oscillator

By cross-connecting the output to the input of the oscillator, negative resistance is created which has the same conductance as the transistor's transconductance (gm) [15].

#### B. Ring VCO Basic

A ring oscillator is formed by using a number of delay stages, in which the output of the last stage is fed back to the input of the first stage. For oscillation, the circuit must provide a phase shift of  $2\pi$  and must have unity voltage gain at the oscillation frequency [18].




Fig. 3 Ring oscillator

Every delay stage introduces a phase shift of  $\pi$ =N, where N is the number of delay stage. Whereas the remaining phase shift is introduced by a dc inversion. Thus for an oscillator with single-ended delay stages, an odd number of stages is the condition for the dc inversion [2].

C. Comparison Between Lc Vco And Ring Vco The Voltage controlled oscillators have a very important role in PLL (Phase Lock Loop) circuit. Two commonly used VCOs are CMOS ring oscillator and LC tank oscillators. The LC oscillator circuits have better noise characteristics, but these have large dimensions and are not suitable for the phase shift operation. Whereas the ring VCO has the very good performance over LC oscillator because of its low power requirements and less area on the chip but it is more prone to noise. Due to this reason, ring oscillators are more widely used [22] [20].

#### IV. PARAMETERS OF VCO

There are a number of specifications available for VCO performance such as oscillation frequency, frequency tuning range, phase noise at a particular offset frequency and power consumption. However a problem exists between power consumption and phase noise.

#### A. FOM (figure-of-merit)

For the comparison purpose of the performance of two VCOs figure of merit is calculated. The general Figure-Of-Merit (FOM) formulas is expressed as

$$FOM = L(\Delta w) - 20.\log\left[\left(\frac{w_0}{\Delta w}\right)\right] + 10.\log\left(\frac{P_{diss}}{1mW}\right)$$
(2)

Which includes phase noise  $L(\Delta \omega)$  at an offset frequency of  $\Delta \omega$ , oscillation frequency  $\omega \theta$  and power consumption of the circuit Pdiss [11].

#### B. Phase noise

The noise is added into an oscillator by the devices that constitute active and passive elements [9]. This noise alters both the amplitude and frequency of oscillation. Amplitude noise is not so important because the non-linearities that affect the amplitude of oscillation also stabilize the amplitude noise. But the phase noise is a random deviation in frequency which can be viewed as a random variation in the zero crossing points of the time-dependent waveform of the oscillator. For an ideal oscillator, the output can be expressed as:

$$Vout = A \cos \left[\omega_o t + \varphi\right]_{(3)}$$

Where amplitude A and arbitrary phase  $\varphi$  are constant values. However for a real oscillator, the amplitude and the phase are affected by noise and are time-variant due to which the output becomes:

$$V_{out}(t) = A(t)cos[w_o t + \emptyset(t)]$$


Where  $\varphi(t)$  is the excess phase of the output [10].

#### C. Voltage Controlled Frequency Tuning

In today's era, the wireless systems require a tunable oscillator, in which the output frequency is a function of a control input. In an ideal VCO, the output frequency is a linear function of its control voltage (*Vcon*) [9],

$$f_{out} = f_0 + K_{VCO} \cdot V_{con}$$

Where, fo is the oscillation frequency at Vcon = 0 and KVCO is the gain or sensitivity of the circuit. The range, f2 - fl, is called the frequency tuning range.



The frequency tuning is required to occupy the whole application bandwidth. The oscillation frequency of an LCtank VCO is equal to

# $f_{osc} = 1/(2\pi\sqrt{LC})$ .....(6)

That means only the values of inductor and capacitor can be varied to tune the oscillation frequency.

#### D. Power Consumption

For the applications of communication systems, low power consumption is needed. As the phase noise is inversely proportional to the power dissipated in the resistive part of the resonant LC tank circuit. This means that a small phase noise can be achieved by increasing the bias current within the practical limitations. With the increase in bias current, the VCO's output voltage amplitude will be increased. But the CMOS transistor has a maximum voltage range that cannot be exceeded to avoid permanent damage [12].

#### V. VCO TOPOLOGIES NEAR 100 GHZ

The Voltage Control Oscillator (VCO) is a building block for communication systems. Low phase noise, low power consumption and best FOM are the main objectives of an ideal VCO.

#### A. NMOS cross coupled LC tank VCO

In this, a 94 GHz VCO using low leakage transistors in 65 nm digital CMOS processed with 6 metal layers. In figure,

VCO is a simple NMOS cross-coupled pair. The NMOS transistor's width and length are sized to obtain sufficient negative resistance and maximum frequency at targeted bias current. As the tail current source, a PMOS transistor is used. Its larger gate area reduces the 1/f noise and phase noise of VCO. The PMOS transistor current can be controlled with the loop-filtered control voltage in a PLL to change the dc drain voltage of the cross-coupled pair so that the VCO tuning range can be enhanced. The output power varied between -4 and -8 dBm over the tuning range. The VCO could be tuned from 91.8 to 97.4 GHz which should be sufficient to tolerate the capacitance and positive variations resulting from the process variations [13].




Fig. 5 NMOS cross coupled LC tank VCO

#### *B. VCO* with fourth order *LC* resonator

In this, the high speed voltage controlled oscillator (VCO) in 65 nm CMOS technology has been achieved. The VCO with fourth order LC resonator has implemented. The VCO oscillates at the secondary resonant pole of its LC resonator. It has achieved a frequency enhancement of 84.7% while compared with a conventional cross-coupled VCO. This VCO has been incorporated in phase locked loop (PLL) to generate the clock signals above 100 GHz. The measured tuning range for this VCO is from 103.057 to 104.581 GHz [16].




Fig. 6 VCO with fourth order LC resonator

# C. VCO using optimum pumping method

In this, 90nm high performance CMOS technology has been used that provides transistors which are stable at frequencies in millimeter-wave range. This stability allowed the usage of simultaneous complex conjugate matching at input and output ports of every transistor in the VCO. Due to this matching, energy pumps from the active device to the passive network (optimal pumping). Depending on the transistor technology, the number of stages that are required for a multiple of 360° phase shift in the signal is high. The transistor S-parameters were used to 64GHz and 100GHz [7].




Fig. 7 VCO using optimum pumping method

## D. Complementary LC VCO

The presented complementary LC-VCO is attractive for VCO arrays. It has used an LC-tank and its area is minimal and highly scalable. The nanometer CMOS technology is used to retain high-speed design margin for mm-wave circuit. For higher oscillation frequency, multiple-harmonic VCOs have been implemented, but they don't have active components that can operate very fast to implement a practical transceiver system. The complementary LC-VCO design, shown in Figure, is the cross-coupled inverter topology which allows more balanced and symmetric VCO output swing so as to improve phase noise performance and power consumption. It has also showed symmetric varactor and VCO tuning with the varactor biasing. SOI CMOS technology has been implemented for high-frequency VCOs with a wide-tuning capability. The implemented VCOs are able to tune from 83.20 to 96.98GHz [14].




Fig. 8 Complementary LC VCO

VI. COMPARISON AND DISCUSSION

From this comparison table, it is seen that when we compared, 64 GHz, 94 GHz, an array and base paper, the phase noise of first is minimum as compare to others. Also the power consumed by an array is minimum i.e 7.59 mW.

Mode	Ref. 7	Ref. 13	Ref. 14	Ref. 16
Technology	90nm	65nm	32nm	65nm
	CMOS	CMOS	CMOS	CMOS
Tuning	103.9	94	100.07	103.06
Range(GHz)	-105.9	-97.4	-104.28	-104.58
Supply voltage	1V	1.5V	1.2V	1.2V
FOM	-150.2	-175.9	-172.45	-170.62
	dBc/Hz	dBc/Hz	dBc/Hz	dBc/Hz
Power consume	30mW	9mW	7.59mW	12mW
Phase	-85	-106	-100.88	-101.08
noise(@10MHz)	dBc/Hz	dBc/Hz	dBc/Hz	dBc/Hz
Carrier		94.92	102.2	100
frequency		GHz	GHz	GHz
Current consume	30mA	6mA		

TABLE 1 COMPARISON OF PARAMETERS

# VII. CONCLUSION

For four different topologies of VCO, phase noise and power consumptions have been compared. From this it is studied that as the supply voltage increases, FOM also increases. Also with the increase in phase noise, the power consumption decreases.

#### REFERENCES

- M. Banu, "MOS oscillators with multi-decade tuning range and gigahertz maximum speed", IEEE Journal of Solid-State Circuits, vol. 23, pp. 1386–1393, December 1988.
- [2] Behzad, R. A. Z. A. V. I. "Design of analog CMOS integrated circuits."*International Edition. The McGraw-Hill Companies, Inc.*– 2001 (2001).
- [3] Stewart, Malcolm D." A 20-GHz Bipolar Varactor-tuned VCO Using Switched Capacitors to Add Tuning Range". Diss. Carleton University Ottawa, Canada, 2003.
- [4] Tao R, Berroth M. "5 GHz voltage controlled ring oscillator using source capacitively coupled current amplifier". In: Proceedings of IEEE Topic Meeting on Silicon Monolithic Integrated Circuits in RF System, 2003, 45–48
- [5] Deen, M. Jamal, Mehdi H. Kazemeini, and Sasan Naseh. "Performance characteristics of an ultra-low power VCO." *Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on.* Vol. 1. IEEE, 2003.

- [6] Long, Jie, Jo Yi Foo, and Robert J. Weber. "A 2.4 GHz low-power low-phase-noise CMOS LC VCO." null. IEEE, 2004
- [7] Franca-Neto, Luiz M., Ralph Bishop, and Brad A. Bloechel. "64 GHz and 100 GHz VCOs in 90 nm CMOS using optimum pumping method." *Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International.* IEEE, 2004.
- [8] Yoon, Sangwoong. "LC-tank CMOS Voltage-Controlled Oscillators using High Quality Inductor Embedded in Advanced Packaging Technologies." (2004).
- [9] Hamel, John Starr. "LC Tank Voltage Controlled Oscillator Tutorial." Waterloo, Ontario, Canade (2005).
- [10] Fiorelli, Rafaella. Low power integrated LC voltage controlled oscillator in CMOS technology at 900MHz. Diss. Universidad de la República Montevideo, Uruguay, 2005.
- [11] Shenoy, Varun K. CMOS VCO and LNA implemented by airsuspended on-chip RF MEMS inductors. ProQuest, 2007.
  [12] Sergio Gagliolo," Low Phase Noise Differential Cross- Coupled
- [12] Sergio Gagliolo," Low Phase Noise Differential Cross- Coupled CMOS VCOs with Resistive and Inductive Tail Biasing", Ph.D. Thesis, Information and Communication Teenhnology, 2008.
- [13] Zhang, Ning. "94 GHz voltage controlled oscillator with 5.8% tuning range in bulk CMOS." *Microwave and Wireless Components Letters, IEEE* 18.8 (2008): 548-550.
- [14] Kim, Daeik D., et al. "An array of 4 complementary LC-VCOs with 51.4% W-Band coverage in 32nm SOI CMOS." Solid-State Circuits Conference-Digest of Technical Papers, 2009. ISSCC 2009. IEEE International. IEEE, 2009.
- [15] Mohammad Niaboli-Guilani" A Low Power Low Phase CMOS Voltage Controlled Oscillator" 17th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), 2010.
- [16] Tsai, Kun-Hung, and Shen-Iuan Liu. "A 104-GHz phase-locked loop using a VCO at second pole frequency." Very Large Scale Integration (VLSI) Systems, IEEE Transactions on 20.1 (2012): 80-88.
- [17] Shrivastava, Akansha, Anshul Saxena, and Shyam Akashe. "High performance of low voltage controlled ring oscillator with reverse body bias technology." *Frontiers of Optoelectronics* 6.3 (2013): 338-345.
- [18] Aniket Prajapati and P.P.Prajapati, "Analysis of Current Starved Voltage Controlled Oscillator using 45nm CMOS Technology". International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 3.3(2014)
- [19] Kim, Namhyung, Jongwon Yun, and Jae-Sung Rieh. "A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology." Journal Of Semiconductor Technology And Science 14.1 (2014): 131-137.
- [20] Bistritskii, S. A., V. I. Klyukin, and E. N. Bormontov. "Ring voltage controlled oscillator for high-speed PLL systems." *Russian Microelectronics* 43.7 (2014): 472-476.
- [21] Ali, M. H., and N. J. Chidume. "Design of 800 MHz to 1.5 GHz Voltage Controlled Oscillator for Data Communication." International Journal of Scientific and Research Publications 4.11(2014).
- [22] Yadav, Neeta, and Sakshi Gupta. "Design of Low Power Voltage Controlled Ring Oscillator Using MTCMOS Technique." International Journal of Science and Research 3.7 (2014): 845-851.